Page table walks conducted by the MMU during virtual to physical address translation leave a trace in the last level cache of modern ARM processors. By performing a side-channel attack on the MMU operations, it is possible to leak data and code pointers from JavaScript, breaking ASLR.

Project Subscriptions

Vendors Products
Allwinner Subscribe
Athlon Ii 640 X4 Subscribe
Fx-8120 8-core Subscribe
Fx-8320 8-core Subscribe
Fx-8350 8-core Subscribe
Phenom 9550 4-core Subscribe
Atom C2750 Subscribe
Celeron N2840 Subscribe
Core I5 M480 Subscribe
Core I7-2620qm Subscribe
Core I7-3632qm Subscribe
Core I7-4500u Subscribe
Core I7-6700k Subscribe
Core I7 920 Subscribe
Xeon E3-1240 V5 Subscribe
Xeon E5-2658 V2 Subscribe
Tegra K1 Cd570m-a1 Subscribe
Tegra K1 Cd580m-a1 Subscribe
Samsung Subscribe
Exynos 5800 Subscribe
Advisories
Source ID Title
EUVD EUVD EUVD-2017-15002 Page table walks conducted by the MMU during virtual to physical address translation leave a trace in the last level cache of modern ARM processors. By performing a side-channel attack on the MMU operations, it is possible to leak data and code pointers from JavaScript, breaking ASLR.
Fixes

Solution

No solution given by the vendor.


Workaround

No workaround given by the vendor.

History

No history.

Projects

Sign in to view the affected projects.

cve-icon MITRE

Status: PUBLISHED

Assigner: mitre

Published:

Updated: 2024-08-05T15:18:48.841Z

Reserved: 2017-02-07T00:00:00.000Z

Link: CVE-2017-5927

cve-icon Vulnrichment

No data.

cve-icon NVD

Status : Deferred

Published: 2017-02-27T07:59:00.237

Modified: 2025-04-20T01:37:25.860

Link: CVE-2017-5927

cve-icon Redhat

No data.

cve-icon OpenCVE Enrichment

No data.

Weaknesses