Cortex-A77 cores (r0p0 and r1p0) are affected by erratum 1508412
where software, under certain circumstances, could deadlock a core
due to the execution of either a load to device or non-cacheable memory,
and either a store exclusive or register read of the Physical
Address Register (PAR_EL1) in close proximity.
where software, under certain circumstances, could deadlock a core
due to the execution of either a load to device or non-cacheable memory,
and either a store exclusive or register read of the Physical
Address Register (PAR_EL1) in close proximity.
Subscriptions
Tracking
Sign in to view the affected projects.
Advisories
No advisories yet.
Fixes
Solution
No solution given by the vendor.
Workaround
There are no known mitigations.
References
History
Tue, 04 Nov 2025 20:30:00 +0000
| Type | Values Removed | Values Added |
|---|---|---|
| References |
|
Status: PUBLISHED
Assigner: XEN
Published:
Updated: 2025-11-04T19:16:33.356Z
Reserved: 2023-06-01T10:44:17.064Z
Link: CVE-2023-34320
No data.
Status : Modified
Published: 2023-12-08T21:15:07.353
Modified: 2025-11-04T20:16:30.053
Link: CVE-2023-34320
No data.
OpenCVE Enrichment
No data.
Weaknesses