Description
Page table walks conducted by the MMU during virtual to physical address translation leave a trace in the last level cache of modern AMD processors. By performing a side-channel attack on the MMU operations, it is possible to leak data and code pointers from JavaScript, breaking ASLR.
No analysis available yet.
Remediation
No remediation available yet.
Tracking
Sign in to view the affected projects.
Advisories
| Source | ID | Title |
|---|---|---|
EUVD |
EUVD-2017-15001 | Page table walks conducted by the MMU during virtual to physical address translation leave a trace in the last level cache of modern AMD processors. By performing a side-channel attack on the MMU operations, it is possible to leak data and code pointers from JavaScript, breaking ASLR. |
References
History
No history.
Subscriptions
Allwinner
Subscribe
A64
Subscribe
Amd
Subscribe
Athlon Ii 640 X4
Subscribe
E-350
Subscribe
Fx-8120 8-core
Subscribe
Fx-8320 8-core
Subscribe
Fx-8350 8-core
Subscribe
Phenom 9550 4-core
Subscribe
Intel
Subscribe
Atom C2750
Subscribe
Celeron N2840
Subscribe
Core I5 M480
Subscribe
Core I7-2620qm
Subscribe
Core I7-3632qm
Subscribe
Core I7-4500u
Subscribe
Core I7-6700k
Subscribe
Core I7 920
Subscribe
Xeon E3-1240 V5
Subscribe
Xeon E5-2658 V2
Subscribe
Nvidia
Subscribe
Tegra K1 Cd570m-a1
Subscribe
Tegra K1 Cd580m-a1
Subscribe
Samsung
Subscribe
Exynos 5800
Subscribe
Status: PUBLISHED
Assigner: mitre
Published:
Updated: 2024-08-05T15:18:48.777Z
Reserved: 2017-02-07T00:00:00.000Z
Link: CVE-2017-5926
No data.
Status : Deferred
Published: 2017-02-27T07:59:00.207
Modified: 2025-04-20T01:37:25.860
Link: CVE-2017-5926
No data.
OpenCVE Enrichment
No data.
Weaknesses
EUVD